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Abstract
With Multiprocessor Systems-on-Chips (MPSoCs) pervading our lives, security issues are emerg-
ing as a serious problem and attacks against these systems are becoming more critical and
sophisticated. We have designed and implemented dierent hardware based solutions to ensure
security of an MPSoC. Security assisting modules can be implemented at dierent abstraction
levels of an MPSoC design. We propose solutions both at circuit level and system level of
abstractions. At the VLSI circuit level abstraction, we consider the problem of presence of
noise voltage in input signal coming from outside world. This noise voltage disturbs the nor-
mal circuit operation inside a chip causing false logic reception. If the disturbance is caused
intentionally the security of a chip may be compromised causing glitch/transient attack. We
propose an input receiver with hysteresis characteristic that can work at voltage levels between
0.9V and 5V. The circuit can protect the MPSoC from glitch/transient attack. At the system
level, we propose solutions targeting Network-on-Chip (NoC) as the on-chip communication
medium. We survey the possible attack scenarios on present-day MPSoCs and investigate a
new attack scenario, i.e., router attack targeted toward NoC enabled MPSoC. We propose dier-
ent monitoring-based countermeasures against routing table-based router attack in an MPSoC
having multiple Trusted Execution Environments (TEEs). Software attacks, the most common
type of attacks, mainly exploit vulnerabilities like buer overow. This is possible if proper
access control to memory is absent in the system. We propose four hardware based mechanisms
to implement Role Based Access Control (RBAC) model in NoC based MPSoC.
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